Network on a chip - PDFSEARCH.IO - Document Search Engine

Network on a chip
Results: 76

#	Item
21	A DELAY MODEL FOR ROUTER MICROARCHITECTURES GIVEN ROUTER PARAMETERS, THIS DELAY MODEL PRESCRIBES REALISTIC PIPELINES, ENABLING ROUTER ARCHITECTS TO OPTIMIZE NETWORK PERFORMANCE BEFORE BEGINNING ACTUAL DETAILED DESIGN. Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2005-12-01 13:38:04 Routing Flow control Network On Chip Wormhole switching Throughput Network switch Router Traffic flow Channel Network architecture Computing Electronic engineering
22	A Delay Model for Router Micro-architectures Li-Shiuan Peh William J. Dally Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2005-12-01 13:38:05 Network On Chip Routing Wormhole switching OSI protocols Throughput Router Network switch Forwarding plane Load-balanced switch Network architecture Computing Flow control
23	In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, Jan, 2001, Monterrey, Mexico, ppBest Student Paper Award) A Delay Model and Speculative Architecture for Pip Add to Reading List Source URL: cva.stanford.edu Language: English - Date: 2005-12-01 13:38:04 Flow control Network On Chip Routing Wormhole switching Network performance Throughput Network switch Router Traffic flow Network architecture Computing Electronic engineering
24	Five Ways PagerDuty Augments Your Network Operations Center 1 Increase signal:noise ratio NOCs handle a high volume of tickets and can easily become victims of alert fatigue, which makes them less effective at doing thei Add to Reading List Source URL: iqm7l1pa7bn3d42rc278rat568.wpengine.netdna-cdn.com Language: English - Date: 2015-04-17 17:37:25 Network On Chip National Oil Corporation Network management Network operations center Rooms
25	Fault Management A SINGLE SOLUTION FOR ALL NETWORK TYPES VIEW, DETECT & REPAIR FAULTS IN REAL TIME, WHILE REDUCING YOUR TIME TO RESPONSE Reaching a better Quality of Service in an increasingly demanding environment is t Add to Reading List Source URL: www.teoco.com Language: English - Date: 2014-10-24 08:50:12 Power engineering Network On Chip Geology Network management Fault
26	Microsoft Word - A PEEK Inside iGLASS Networks1.doc Add to Reading List Source URL: www.iglass.net Language: English - Date: 2014-10-31 08:01:20 Peek Information technology management Amazon Elastic Compute Cloud Downtime Network monitoring Network On Chip Infrastructure Cloud computing Computing Centralized computing
27	Trends and Challenges in Embedded Systems – CoDeVer experiences Add to Reading List Source URL: www.nik.no Language: English - Date: 2003-03-07 07:45:13 Microprocessors Digital electronics Telecommunications engineering Embedded system System on a chip Field-programmable gate array Operating system Central processing unit Network on Terminal Architecture Electronic engineering Technology Computer hardware
28	Broa dc om BCM[removed]St ra t a Sw it c h A Highly Integrated Ethernet Switch On A Chip Andrew Essen and James Mannos Broadcom Corporation Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:49:46 Ethernet Networking hardware Network switch Routing table Broadcom Firewall Router Network architecture Computing Internet
29	WHAT IS AWASH? World Action on Salt and Health (WASH) was established in[removed]The Australian Division of World Action on Salt and Health (AWASH) is a growing network of professional and health organisations that recogni Add to Reading List Source URL: www.awash.org.au Language: English - Date: 2014-12-04 19:02:37 Food science Diets Salt Self-care Convenience food TV dinner Food Potato chip Nutrition Food and drink Garde manger Health
30	NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-08-26 18:23:24 Electronic design automation Network On Chip